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**PAST TTTC EVENTS**

**The IEEE VLSI Test Symposium**

6--8 April, 2020

San Diego, California, USA

<http://tttc-vts.org/public_html/new/2020/>

The IEEE VLSI Test Symposium (VTS) explores emerging trends and novel concepts in testing, debug and repair of microelectronic circuits and systems.

The VTS Program Committee invites original, unpublished paper submissions for VTS 2020. Proposals for the innovative practices and special sessions tracks are also invited. Paper submissions should be complete manuscripts, up to six pages (inclusive of figures, tables, and bibliography) in a standard IEEE two-column format; papers exceeding the page limit will be returned without review. Authors should clearly explain the significance of the work, highlight novel features, and describe its current status. On the title page, please include: author name(s) and affiliation(s), and the mailing address, phone number, and e-mail address of the contact author. A 50-word abstract and five keywords identifying the topic area are also required.

VTS 2020 will present a Best Paper Award, a Best Special Session Award, and a Best Innovative Practices Session Award based on the evaluations of reviewers, attendees, and an invited panel of judges. We also plan to organize various Student Activities including the TTTC Best Doctoral Thesis Contest, details for which will be made available through the website.

Due to COVID-19, the organizers have been forced to turn VTS 2020 into a virtual conference. However, even if we miss the pleasure of the face to face interaction, thanks to the whole VTS community, we have been able to build and incredible rich program that you can see from the website.

**The 25th IEEE European Test Symposium (ETS'20)**

25--29 May, 2020

Tallinn, ESTONIA

<http://ets2020.taltech.ee/>

The IEEE European Test Symposium (ETS) is Europe's premier forum dedicated to presenting and discussing scientific results, emerging ideas, applications, hot topics and new trends in the area of electronic-based circuits and system testing, reliability, security and validation.

In 2020, ETS was going to take place in the Radisson Blu Sky Hotel in Tallinn. The city is known for the picturesque Old Town with its medieval architecture. It is organized by the Tallinn University of Technology (TalTech), which co-sponsors the event jointly with the IEEE Council on Electronic Design Automation (CEDA).

In addition to scientific paper submissions, ETS offers a track for informal contributions dedicated to early hot ideas and relevant case studies as well as a PhD forum. A Test Spring School and Fringe Workshops will be organized in conjunction with ETS'20.

The outbreak of Coronavirus has created a unique opportunity and privilege to organize the first ever and hopefully the one and only virtual European Test Symposium. The organizing team is currently assessing options on how to make the virtual ETS a lively, high-profile scientific event. We are learning from the experience of other similar events in our community that decided to go virtual. The organizers have been forced to take this path due to high uncertainty with respect to traveling restrictions affecting the ability of ETS'20 participants to arrive in Tallinn at the end of May.

**The 26th International Symposium on On-Line Testing and Robust System Design (IOLTS'20)**

13--15 July, 2020

Naples, Italy

<http://tima.univ-grenoble-alpes.fr/conferences/iolts/iolts20/>

The International Symposium on On-Line Testing and Robust System Design (IOLTS) is an established forum for presenting novel ideas and experimental data on these areas. The Symposium is sponsored by the IEEE Council on Electronic Design Automation (CEDA) and the 2020 edition is organized by the IEEE Computer Society Test Technology Technical Council, the Politecnico di Torino, the University of Athens, the TIMA Laboratory, and iRoC Technologies.

Issues related to On-line testing techniques, and more generally to design for robustness, are increasingly important in modern electronic systems. In particular, the huge complexity of electronic systems has led to growth in reliability needs in several application domains as well as pressure for low cost products. There is a corresponding increasing demand for cost-effective design for robustness techniques. These needs have increased dramatically with the introduction of nanometer technologies, which impact adversely noise margins; process, voltage and temperature variations; aging and wear-out; soft error and EMI sensitivity; power density and heating; and make mandatory the use of design for robustness techniques for extending, yield, reliability, and lifetime of modern SoCs. Design for reliability becomes also mandatory for reducing power dissipation, as voltage reduction, often used to reduce power, strongly affects reliability by reducing noise margins and thus the sensitivity to soft-errors and EMI, and by increasing circuit delays and thus the severity of timing faults. There is also a strong relation between Design for Reliability and Design for Security, as security attacks are often fault-based.

**UPCOMING TTTC EVENTS**

**The 33rd IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT'20)**

19--21 October, 2020

Rome, ITALY

<http://www.dfts.org/>

DFT is an annual Symposium providing an open forum for presentations in the field of defect and fault tolerance in VLSI and nanotechnology systems inclusive of emerging technologies. One of the unique features of this symposium is to combine new academic research with state-of-the-art industrial data, necessary ingredients for significant advances in this field. All aspects of design, manufacturing, test, reliability, and availability that are affected by defects during manufacturing and by faults during system operation are of interest. Topics include (but are not limited to) the following:

Yield Analysis and Modeling; Testing Techniques; Design for Testability in IC Design; Error Detection, Correction, and Recovery; Dependability Analysis and Validation; Repair, Restructuring and Reconfiguration; Defect and Fault Tolerance; Radiation effects; Aging and Lifetime Reliability; Dependable Applications and Case Studies; Emerging Technologies; Design for Security.

**The IEEE International Test Conference (ITC 2020)**

3--5 November, 2020

Washington, D.C., USA.

<http://www.itctestweek.org/about-itc/>

International Test Conference is the world's premier venue dedicated to the electronic test of devices, boards and systems---covering the complete cycle from design verification, design-for-test, design-for-manufacturing, silicon debug, manufacturing test, system test, diagnosis, reliability and failure analysis, and back to process and design improvement. At ITC, design, test, and yield professionals can confront challenges faced by the industry and learn how these challenges are being addressed by the combined efforts of academia, design tool and equipment suppliers, designers, and test engineers. ITC, the cornerstone of the Test Week event, offers a wide variety of technical activities targeted at test and design theoreticians and practitioners, including: formal paper sessions, tutorials, panel sessions, case studies, invited lectures, commercial exhibits and presentations, and a host of ancillary professional meetings.

**NEWSLETTER EDITOR'S INVITATION**

I would appreciate input and suggestions about the newsletter from the test community. Please forward your ideas, contributions, and information on awards, conferences, and workshops to Theocharis (Theo) Theocharides, Department of Electrical and Computer Engineering, University of Cyprus, 75 Kallipoleos Avenue, PO Box 20,537, Nicosia, 1678, CYPRUS; ttheocharides\@ucy.ac.cy.

Theo Theocharides.

Editor, TTTC Newsletter.

**BECOME A TTTC MEMBER**

For more details and free membership, browse the TTTC Web page: <http://tab.computer.org/tttc>.

CONTRIBUTIONS TO THIS NEWSLETTER: Send contributions to Theocharis (Theo) Theocharides, Department of Electrical and Computer Engineering, University of Cyprus, 75 Kallipoleos Avenue, PO Box 20,537, Nicosia, 1678, CYPRUS; ttheocharides\@ucy.ac.cy. For more information, see the TTTC Web page: <http://tab.computer.org/tttc>*.*
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